Refine your search
Collections
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Justus Rabi, B.
- Enhanced MixColumn Design for AES Encryption
Abstract Views :171 |
PDF Views:0
Authors
M. Vaidehi
1,
B. Justus Rabi
2
Affiliations
1 Karpagam University, Coimbatore - 641021, Tamil Nadu, IN
2 Shri Andal Alagar College of Engineering, Chennai - 603111, Tamil Nadu, IN
1 Karpagam University, Coimbatore - 641021, Tamil Nadu, IN
2 Shri Andal Alagar College of Engineering, Chennai - 603111, Tamil Nadu, IN
Source
Indian Journal of Science and Technology, Vol 8, No 35 (2015), Pagination:Abstract
The main aim of the current research work is to reduce the complexity path of AES (Advanced Encryption Standard) Encryption. Architecture of MixColumn transformation has been optimized in this research work. Traditional methods of MixColumn transformation methods has been realized and re-designed by reducing the redundant logical functions. Verilog Hardware Description Language (Verilog HDL) has been used to design the optimized MixColumn transformation of AES Encryption. Further optimized MixColumn design has been incorporated into AES Encryption with appropriate input points. Common Sub-expression Elimination (CSE) algorithm is used in developed AES Encryption algorithm. Proposed optimized MixColumn design offers 10.93% improvements in hardware slices, 13.6% improvements in LUTs and 1.19% improvements in delay consumption than traditional MixColumn design. Further proposed optimized MixColumn design has been incorporated into AES Encryption design. Further, proposed optimized MixColumn based AES Encryption design offers 4.75% improvements in silicon area, 4.56% reduction in power consumption than traditional MixColumn based AES Encryption. In future, proposed optimized MixColumn design will be useful in space and terrestrial applications for exhibiting secure transmissions.Keywords
Advanced Encryption Algorithm, Common Sub-Expression Elimination, Optimized Inverse MixColumn, Verilog Hardware Description Language, Very Large Scale Integration (VLSI)- Performance Comparison of Frequent Pattern Mining Algorithms for Business Intelligence Analytics
Abstract Views :176 |
PDF Views:0
Authors
Affiliations
1 Department of CSE, Dr.M.G,R. University, Chennai – 600095, Tamil Nadu, IN
2 Shri AndalAlagar College of Engineering, Mamandur- 603111, Tamil Nadu, IN
3 Department of EEE, Anna University, Chennai - 600025, Tamil Nadu, IN
4 R.L.Jalappa Institute of Technology, Bangalore – 561203, Karnataka, IN
1 Department of CSE, Dr.M.G,R. University, Chennai – 600095, Tamil Nadu, IN
2 Shri AndalAlagar College of Engineering, Mamandur- 603111, Tamil Nadu, IN
3 Department of EEE, Anna University, Chennai - 600025, Tamil Nadu, IN
4 R.L.Jalappa Institute of Technology, Bangalore – 561203, Karnataka, IN
Source
Indian Journal of Science and Technology, Vol 9, No 44 (2016), Pagination:Abstract
Objectives: In this paper, a simple and flexible partition algorithm has been proposed to mine frequent data item sets. This partition algorithm is different from other frequent pattern mining algorithm like Apriori algorithm, AprioriAllHybrid algorithm etc. Method: Partition algorithm concept has been proposed to increase the execution speed with minimum cost. Initially only for one time the database is scanned and separate partitions will be created for each sets of itemsets, which is 1-itemset, 2-itemsets, 3-itemsets etc. Findings: The scanning of whole database is not necessary to get the count of an itemset, it is enough to get the count of each data itemsets from its partition. This partition algorithm approach is implemented and evaluated against AprioriAllHybrid and Apriori algorithm. The candidate itemsets generated at each step is reduced and the scanning time is also reduced. The proposed methodology performance is significantly better than other algorithms and it promotes the faster execution time for mining frequent patterns. Applications: This proposed algorithm is used in areas like retail sales, production, universities, finance, banking systems and for business to plan and estimate the future values.Keywords
AprioriAllHybrid, Apriori Algorithm, Data Mining, Frequent Pattern Mining, Partition.- Collisionless Data Transmission to Improve Throughput Using Additive Links On-line Hawaii Area Technique With Timeslot Communication
Abstract Views :156 |
PDF Views:0
Authors
Affiliations
1 Department of Computer Science and Engineering, St. Peter’s University, Chennai - 600054, Tamil Nadu, IN
2 Department of Computer Science and Engineering, Shri Andal Alagar College of Engineering, Chennai - 603111, Tamil Nadu, IN
3 Department of Computer Science and Engineering, St. Mary’s Group of Institutions Hyderabad - 508284, Telangana, IN
1 Department of Computer Science and Engineering, St. Peter’s University, Chennai - 600054, Tamil Nadu, IN
2 Department of Computer Science and Engineering, Shri Andal Alagar College of Engineering, Chennai - 603111, Tamil Nadu, IN
3 Department of Computer Science and Engineering, St. Mary’s Group of Institutions Hyderabad - 508284, Telangana, IN